

Notice of References Cited

Application/Control No.

09/491,389

Applicant(s)/Patent Under
Reexamination
KU ET AL.

Examiner

A. M. Thompson

Art Unit

2825

Page 1 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-4,577,276	03-1986	Dunlop et al.	716/10
	B	US-2002/0087939	07-2002	Greidinger et al.	716/2
	C	US-6,189,130	02-2001	Gofman et al.	716/7
	D	US-5,726,902	03-1998	Mahmood et al.	716/6
	E	US-5,930,499	07-1999	Chen et al.	716/8
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	M. C. Yildiz et al., Global Objectives for Standard Cell Placement, Proceedings of the 2001 Conference on Great lakes Symposium on VLSI, pages 68-72, March 2001.
	V	Tsu-Wei Ku et al., Minimal Overhead Modification of Iterative Logic Arrays for C-Testability, , IEEE Test Conference, pages 964-969, September 1990.
	W	H. Shiraishi et al., Efficient Placement and Routing Techniques for Master Slice LSI, Proceedings of the 14 th Design Automation Conference, pages 458-464, June 1977.
	X	C-I Eric Cheng, RISA: Accurate and Efficient Placement Routability Modeling, IEEE/ACM International Conference on Computer-Aided Design, pages 690-695, November 1994.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited

Application/Control No.

09/491,389

Applicant(s)/Patent Under
Reexamination
KU ET AL.

Examiner

A. M. Thompson

Art Unit

2825

Page 2 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	F. Mo et al., A Force-Directed Macro-Cell Placer, IEEE/ACM Conference on Computer Aided Design, pages 177-180, November 2000.
	V	G. J. Wipfler et al., A Combined Force and Cut Algorithm for Hierarchical VLSI Layout, Proceedings of 19 th Design Automation Conference, pages 671-677, June 1982.
	W	H. Chen, Pseudo Pin Assignment for Single-Layer Over-the-Cell Routing, Proceedings of 1990 Conference on Computer Design: VLSI in Computers and Processors, pages 343-346, September 1990.
	X	C. J. Alpert et al., Faster Minimization of Linear Wirelength for Global Placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages 3-13, January 1998.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.